

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**





Europäisches Patentamt
European Patent Office
Office européen des brevets

Publication number:

0 349 775
A2

EUROPEAN PATENT APPLICATION

Application number: 89110229.5

Int. Cl. G11C 11/56 , G11C 17/00

Date of filing: 06.06.89

Priority: 08.06.88 US 204175

Date of publication of application:
10.01.90 Bulletin 90/02

Designated Contracting States:
DE FR GB

Applicant: Harari, Ellyahou
104 Auzerais Court
Los Gatos, CA 95030(US)

Inventor: Harari, Ellyahou
104 Auzerais Court
Los Gatos, CA 95030(US)

Representative: Blumbach Weser Bergen
Kramer Zwirner Hoffmann Patentanwälte
Radeckestrasse 43
D-8000 München 60(DE)

Flash eeprom memory systems and methods of using them.

A memory system made up of electrically programmable read only memory (Eeprom) or flash electrically erasable and programmable read only memory (EEprom) cells. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. An intelligent erase algorithm prolongs the useful life of the memory cells. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.




FIG. 2a.

EP 0 349 775 A2

FLASH EEPROM MEMORY SYSTEMS AND METHODS OF USING THEM

Background of the Invention

This invention relates generally to semiconductor electrically programmable read only memories (Eprom) and electrically erasable programmable read only memories (EEProm), and specifically to techniques for using them.

An electrically programmable read only memory (Eprom) utilizes a floating (unconnected) conductive gate, in a field effect transistor structure, positioned over but insulated from a channel region in a semiconductor substrate, between source and drain regions. A control gate is then provided over the floating gate, but also insulated therefrom. The threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, the minimum amount of voltage (threshold) that must be applied to the control gate before the transistor is turned "on" to permit conduction between its source and drain regions is controlled by the level of charge on the floating gate. A transistor is programmed to one of two states by accelerating electrons from the substrate channel region, through a thin gate dielectric and onto the floating gate.

The memory cell transistor's state is read by placing an operating voltage across its source and drain and on its control gate, and then detecting the level of current flowing between the source and drain as to whether the device is programmed to be "on" or "off" at the control gate voltage selected. A specific, single cell in a two-dimensional array of Eprom cells is addressed for reading by application of a source-drain voltage to source and drain lines in a column containing the cell being addressed, and application of a control gate voltage to the control gates in a row containing the cell being addressed.

One example of such a memory cell is a triple polysilicon, split channel electrically erasable and programmable read only memory (EEProm). It is termed a "split channel" device since the floating and control gates extend over adjacent portions of the channel. This results in a transistor structure that operates as two transistors in series, one having a varying threshold in response to the charge level on the floating gate, and another that is unaffected by the floating gate charge but rather which operates in response to the voltage on the control gate as in any normal field effect transistor.

Such a memory cell is termed a "triple polysilicon" cell because it contains three conductive layers of polysilicon materials. In addition to the floating and control gates, an erase gate is in-

cluded. The erase gate passes through each memory cell transistor closely adjacent to a surface of the floating gate but insulated therefrom by a thin tunnel dielectric. Charge is then removed from the floating gate of a cell to the erase gate, when appropriate voltages are applied to all the transistor elements. An array of EEPROM cells are generally referred to as a Flash EEPROM array if an entire array of cells, or a significant group of cells, is erased simultaneously (i.e., in a flash).

EEProm's have been found to have a limited effective life. The number of cycles of programming and erasing that such a device can endure before becoming degraded is finite. After a number of such cycles in excess of 10,000, depending upon its specific structure, its programmability can be reduced. Often, by the time the device has been put through such a cycle for over 100,000 times, it can no longer be programmed or erased properly. This is believed to be the result of electrons being trapped in the dielectric each time charge is transferred to or away from the floating gate by programming or erasing, respectively.

It is a primary object of the present invention to provide an EEPROM array with increased storage capacity and life.

Further, it is an object of the present invention to provide techniques for increasing the number of program/erase cycles that an EEPROM can endure.

Another object of the present invention is to provide techniques for increasing the amount of information that can be stored in a given size Eprom or EEPROM array.

It is yet another object of the present invention to provide EEPROM semiconductor chips that are useful for solid state memory to replace magnetic disk storage devices.

Summary of the Invention

These and additional objects are accomplished by the various aspects of the present invention, wherein, briefly and generally, each Eprom or EEPROM memory cell is caused to store more than one bit of data by partitioning its programmed charge into three or more ranges. Each cell is then programmed into one of these ranges. If four ranges are used, two bits of data can be stored in a single cell. If eight ranges are designated, three bits can be stored, and so on.

An intelligent programming and sensing technique is provided which permits the practical implementation of such multiple state storage. Fur-

ther, an intelligent erase algorithm is provided which results in a significant reduction in the electrical stress experienced by the erase tunnel di-electric and results in much higher endurance to program/erase cycling and a resulting increased life of the memory.

Additional objects, features and advantages of the present invention will be understood from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

Figure 1 is a cross section of an example split channel Eprom or EEPROM.

Figure 2a is a schematic representation of the composite transistor forming a split channel Eprom device.

Figure 2b shows the programming and erase characteristics of a split channel Flash EEPROM device.

Figure 2c shows the four conduction states of a split channel Flash EEPROM device in accordance with this invention.

Figure 2d shows the program/erase cycling endurance characteristics of prior art Flash EEPROM devices.

Figure 2e shows a circuit schematic and programming/read voltage pulses required to implement multistate storage.

Figure 3 outlines the key steps in the new algorithm used to erase with a minimum stress.

Figure 4 shows the program/erase cycling endurance characteristics of the split channel Flash EEPROM device using intelligent algorithms for multistate programming and for reduced stress during erasing.

Description of the Preferred Embodiments

Referring initially to Figure 1, the structure of a split-channel Eprom or EEPROM cell is described that is suitable for use in the improved memory array and operation of the present invention. A semiconductor substrate 11 includes source region 13 and drain region 15, usually formed by ion implantation. Between the source and drain is a channel region 17. Over a portion of the channel region designated as L1 is a floating gate 19, separated from the substrate by a thin layer of gate oxide 21. Over a portion of the channel region designated as L2 is formed a control gate 23, separated from the substrate 11 by a thin gate oxide layer 25. The control gate 23 is also elec-

trically isolated from the floating gate 19 by an oxide layer 27.

It is the amount of electrical charge on the floating gate 19 that is programmed in accordance with the state desired to be stored in the cell. If the charge level is above some set threshold, the cell is considered to be in one state. If below that threshold, it is designated to be in its other state. The desired charge level is programmed by applying an appropriate combination of voltages to the source, drain, substrate and control gate, for a designated period of time, in order to cause electrons to move from the substrate 11 to the floating gate 19.

The floating gate is confined to its one memory cell and is electrically isolated from all other parts of the structure. The control gate 23, on the other hand, extends across a large number of cells sharing a common word line. As described hereinafter, the split-channel has the effect of providing two field-effect-transistors in series, one with the floating gate 19 as its control gate and the other with the control gate 23 as its control gate.

The generic split-channel Eprom or EEPROM structure of Figure 1 becomes a Flash EEPROM device when an erase gate (not shown) is added. The erase gate is a separate electrode positioned near a portion of the floating gate 27 and separated from it by a tunnel dielectric. When the proper voltages are applied to the source, drain, substrate, control gate and erase gate, the amount of charge on the floating gate is reduced. A single erase gate extends to a large number of memory cells, if not the entire array, so that they may be erased all at once. In some prior art Flash EEPROM cells the source or drain diffusions underneath the floating gate are used also as the erase electrode, while in other cells the erase electrode is implemented either in the same conductive layer as the control gate or in a separate conductive layer.

Multistate storage

The split channel Flash EEPROM device can be viewed as a composite transistor consisting of two transistors T1 and T2 in series - figure 2a. Transistor T1 is a floating gate transistor of effective channel length L1 and having a variable threshold voltage V_{T1} . Transistor T2 has a fixed (enhancement) threshold voltage V_{T2} and an effective channel length L2. The Eprom programming characteristics of the composite transistor are shown in curve (a) of figure 2b. The programmed threshold voltage V_{tx} is plotted as a function of the time t during which the programming conditions are applied. These programming conditions typically are $V_{CC} = 12V$, $V_D = 9V$, $V_S = V_{BB} = 0V$.

No programming can occur if either one of V_{CG} or V_D is at 0V. A Virgin (unprogrammed, unerased) device has $V_{T1} = +1.5V$ and $V_{T2} = +1.0V$. After programming for approximately 100 microseconds the device reaches a threshold voltage $V_{tx} \geq +6.0$ volts. This represents the off ("0") state because the composite device does not conduct at $V_{CG} = +5.0V$. Prior art devices employ a so called "intelligent programming" algorithm whereby programming pulses are applied, each of typically 100 microseconds to 1 millisecond duration, followed by a sensing (read) operation. Pulses are applied until the device is sensed to be fully in the off state, and then one to three more programming pulses are applied to ensure solid programmability.

Prior art split channel Flash EEPROM devices erase with a single pulse of sufficient voltage V_{ERASE} and sufficient duration to ensure that V_{T1} is erased to a voltage below V_{T2} (curve (b) in figure 2b). Although the floating gate transistor may continue to erase into depletion mode operation (line (c) in figure 2b), the presence of the series T2 transistor obscures this depletion threshold voltage. Therefore the erased on ("1") state is represented by the threshold voltage $V_{tx} = V_{T2} = +1.0V$. The memory storage "window" is given by $\Delta V = V_{tx}("0") - V_{tx}("1") = 6.0 - 1.0 = 5.0V$. However, the true memory storage window should be represented by the full swing of V_{tx} for transistor T1. For example, if T1 is erased into depletion threshold voltage $V_{T1} = -3.0V$, then the true window should be given by $\Delta V = 6.0 - (-3.0) = 9.0V$. None of the prior art Flash EEPROM devices take advantage of the true memory window. In fact they ignore altogether the region of device operation (hatched region D in figure 2b) where V_{T1} is more negative than V_{T2} .

This invention proposes for the first time a scheme to take advantage of the full memory window. This is done by using the wider memory window to store more than two binary states and therefore more than a single bit per cell. For example, it is possible to store 4, rather than 2 states per cell, with these states having the following threshold voltage:

State "3": - $V_{T1} = -3.0V$, $V_{T2} = +1.0V$
(highest conduction) = 1, 1.

State "2": - $V_{T1} = -0.5V$, $V_{T2} = +1.0V$
(intermediate conduction) = 1, 0.

State "1": - $V_{T1} = +2.0V$, $V_{T2} = +1.0V$
(lower conduction) = 0, 1.

State "0": - $V_{T1} = +4.5V$, $V_{T2} = +1.0V$
(no conduction) = 0, 0.

To sense any one of these four states, the control gate is raised to $V_{CG} = +5.0V$ and the source-drain current I_{DS} is sensed through the composite device. Since $V_{T2} = +1.0V$ for all four threshold states transistor T2 behaves simply as a series resistor. The conduction current I_{DS} of the compos-

ite transistor for all 4 states is shown as a function of V_{CG} in figure 2c. A current sensing amplifier is capable of easily distinguishing between these four conduction states. The maximum number of states which is realistically feasible is influenced by the noise sensitivity of the sense amplifier as well as by any charge loss which can be expected over time at elevated temperatures. Eight distinct conduction states are necessary for 3 bit storage per cell, and 16 distinct conduction states are required for 4 bit storage per cell.

Multistate memory cells have previously been proposed in conjunction with ROM (Read Only Memory) devices and DRAM (Dynamic Random Access Memory). In ROM, each storage transistor can have one of several fixed conduction states by having different channel ion implant doses to establish more than two permanent threshold voltage states. Prior art multistate DRAM cells have also been proposed where each cell in the array is physically identical to all other cells. However, the charge stored at the capacitor of each cell may be quantized, resulting in several distinct read signal levels. An example of such prior art multistate DRAM storage is described in IEEE Journal of Solid-State Circuits, Feb. 1988, p. 27 in an article by M. Horiguchi et al. entitled "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage". A second example of prior art multistate DRAM is provided in IEEE Custom Integrated Circuits Conference, May 1988, p. 4.4.1 in an article entitled "An Experimental 2-Bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Applications" by T. Furuyama et al.

To take full advantage of multistate storage in Eeproms it is necessary that the programming algorithm allow programming of the device into any one of several conduction states. First it is required that the device be erased to a voltage V_{T1} more negative than the "3" state (-3.0V in this example). Then the device is programmed in a short programming pulse, typically one to ten microseconds in duration. Programming conditions are selected such that no single pulse can shift the device threshold by more than one half of the threshold voltage difference between two successive states. The device is then sensed by comparing its conduction current I_{DS} with that of a reference current source I_{REF} , i ($i=0,1,2,3$) corresponding to the desired conduction state (four distinct reference levels must be provided corresponding to the four states). Programming pulses are continued until the sensed current (solid lines in figure 2c) drops slightly below the reference current corresponding to the desired one of four states (dashed lines in figure 2c). To better illustrate this point, assume that each programming pulse raises V_{tx} linearly by 200 millivolts, and assume further that the device was first

erased to $V_{T1} = -3.2V$. Then the number of programming/sensing pulses required is:

For state "3" ($V_{T1} = -3.0V$)

No. of pulses = $(3.2-3.0)/.2 = 1$

For state "2" ($V_{T1} = -0.5V$)

No. of pulses = $(3.2-0.5)/.2 = 14$

For state "1" ($V_{T1} = +2.0V$)

No. of pulses = $(3.2-(-2.0))/.2 = 26$

and for state "0" ($V_{T1} = +4.5V$)

No. of pulses = $(3.2-(-4.5))/.2 = 39$.

In actual fact shifts in V_{T1} are not linear in time, as shown in figure 2b (curve (a)), therefore requiring more pulses than indicated for states "1" and "0". If 2 microseconds is the programming pulse width and 0.1 microseconds is the time required for sensing, then the maximum time required to program the device into any of the 4 states is approximately $39 \times 2 + 39 \times 1 = 81.9$ microseconds. This is less than the time required by "intelligent programming algorithms" of prior art devices. In fact, with the new programming algorithm only carefully metered packets of electrons are injected during programming. A further benefit of this approach is that the sensing during reading is the same sensing as that during programming/sensing, and the same reference current sources are used in both programming and reading operations. That means that each and every memory cell in the array is read relative to the same reference level as used during program/sense. This provides excellent tracking even in very large memory arrays.

Large memory systems typically incorporate error detection and correction schemes which can tolerate a small number of hard failures i.e. bad Flash EEPROM cells. For this reason the programming/sensing cycling algorithm can be automatically halted after a certain maximum number of programming cycles has been applied even if the cell being programmed has not reached the desired threshold voltage state, indicating a faulty memory cell.

There are several ways to implement the multistate storage concept in conjunction with an array of Flash EEPROM transistors. An example of one such circuit is shown in figure 2e. In this circuit an array of memory cells has decoded word lines and decoded bit lines connected to the control gates and drains respectively of rows and columns of cells. Each bit line is normally precharged to a voltage of between 1.0 V and 2.0 V during the time between read, program or erase. For a four state storage, four sense amplifiers, each with its own distinct current reference levels $I_{REF,0}$, $I_{REF,1}$, $I_{REF,2}$, and $I_{REF,3}$ are attached to each decoded output of the bit line. During read, the current through the Flash EEPROM transistor is compared simultaneously (i.e., in parallel) with these four reference levels (this operation can also be performed

in four consecutive read cycles using a single sense amplifier with a different reference applied at each cycle, if the attendant additional time required for reading is not a concern). The data output is provided from the four sense amplifiers through four Di buffers (D0, D1, D2 and D3).

During programming, the four data inputs I_i (I_0 , I_1 , I_2 and I_3) are presented to a comparator circuit which also has presented to it the four sense amp outputs for the accessed cell. If D_i match I_i , then the cell is in the correct state and no programming is required. If however all four D_i do not match all four I_i , then the comparator output activates a programming control circuit. This circuit in turn controls the bit line (VPBL) and word line (VPWL) programming pulse generators. A single short programming pulse is applied to both the selected word line and the selected bit line. This is followed by a second read cycle to determine if a match between D_i and I_i has been established. This sequence is repeated through multiple programming/reading pulses and is stopped only when a match is established (or earlier if no match has been established but after a preset maximum number of pulses has been reached).

The result of such multistate programming algorithm is that each cell is programmed into any one of the four conduction states in direct correlation with the reference conduction states $I_{REF, i}$. In fact, the same sense amplifiers used during programming/reading pulsing are also used during sensing (i.e., during normal reading). This allows excellent tracking between the reference levels (dashed lines in figure 2c) and the programmed conduction levels (solid lines in figure 2c), across large memory arrays and also for a very wide range of operating temperatures. Furthermore, because only a carefully metered number of electrons is introduced onto the floating gate during programming or removed during erasing, the device experiences the minimum amount of endurance-related stress possible.

In actual fact, although four reference levels and four sense amplifiers are used to program the cell into one of four distinct conduction states, only three sense amplifiers and three reference levels are required to sense the correct one of four stored states. For example, in figure 2c, $I_{REF}("2")$ can differentiate correctly between conduction states "3" and "2", $I_{REF}("1")$ can differentiate correctly between conduction states "2" and "1", and $I_{REF}("0")$ can differentiate correctly between conduction states "1" and "0". In a practical implementation of the circuit of figure 2e the reference levels $I_{REF, i}$ ($i=0,1,2$) may be somewhat shifted by a fixed amount during sensing to place them closer to the midpoint between the corresponding lower and higher conduction states of the cell being sensed.

Note that the same principle employed in the circuit of figure 2e can be used also with binary storage, or with storage of more than four states per cell. Of course, circuits other than the one shown in figure 2e are also possible. For example, voltage level sensing rather than conduction level sensing can be employed.

Improved Charge Retention

In the example above, states "3" and "2" are the result of net positive charge (holes) on the floating gate while states "1" and "0" are the result of net negative charge (electrons) on the floating gate. To properly sense the correct conduction state during the lifetime of the device (which may be specified as 10 years at 125°C) it is necessary for this charge not to leak off the floating gate by more than the equivalent of approximately 200 millivolts shift in V_{T1} . This condition is readily met for stored electrons in this as well as all prior art Eeprom and Flash EEprom devices. From device physics considerations, retention of holes trapped on the floating gate should be significantly superior to the retention of trapped electrons. This is so because trapped holes can only be neutralized by the injection of electrons onto the floating gate. So long as the conditions for such injection do not exist it is almost impossible for the holes to overcome the potential barrier of approximately 5.0 electronvolts at the silicon-silicon dioxide interface (compared to a 3.1 electron volts potential barrier for trapped electrons).

Therefore it is possible to improve the retention of this device by assigning more of the conduction states to states which involve trapped holes. For example, in the example above state "1" had $V_{T1} = +2.0V$, which involved trapped electrons since V_{T1} for the virgin device was made to be $V_{T1} = +1.5V$. If however V_{T1} of the virgin device is raised to a higher threshold voltage, say to $V_{T1} = +3.0V$ (e.g. by increasing the p-type doping concentration in the channel region 560a in figure 5a), then the same state "1" with $V_{T1} = +2.0V$ will involve trapped holes, and will therefore better retain this value of V_{T1} . Of course it is also possible to set the reference levels so that most or all states will have values of V_{T1} which are lower than the V_{T1} of the virgin device.

Intelligent Erase for Improved Endurance

The endurance of Flash EEprom devices is their ability to withstand a given number of program/erase cycles. The physical phenomenon limiting the endurance of prior art Flash EEprom

devices is trapping of electrons in the active dielectric films of the device. During programming the dielectric used during hot electron channel injection traps part of the injected electrons. During erasing the tunnel erase dielectric likewise traps some of the tunneled electrons. The trapped electrons oppose the applied electric field in subsequent write/erase cycles thereby causing a reduction in the threshold voltage shift of V_{Tx} . This can be seen in a gradual closure (figure 2d) in the voltage "window" between the "0" and "1" states. Beyond approximately 1×10^4 program/erase cycles the window closure can become sufficiently severe to cause the sensing circuitry to malfunction. If cycling is continued the device eventually experiences catastrophic failure due to a ruptured dielectric. This typically occurs at between 1×10^5 and 1×10^7 cycles, and is known as the intrinsic breakdown of the device. In memory arrays of prior art devices the window closure is what limits the practical endurance to approximately 1×10^4 cycles. At a given erase voltage, V_{ERASE} , the time required to adequately erase the device can stretch out from 100 milliseconds initially (i.e. in a virgin device) to 10 seconds in a device which has been cycled through 1×10^4 cycles. In anticipation of such degradation prior art Flash EEprom devices specified to withstand 1×10^4 cycles must specify a sufficiently long erase pulse duration to allow proper erase after 1×10^4 cycles. However this also results in virgin devices being overerased and therefore being unnecessarily overstressed.

A second problem with prior art devices is that during the erase pulse the tunnel dielectric may be exposed to an excessively high peak stress. This occurs in a device which has previously been programmed to state "0" ($V_{T1} = +4.5V$ or higher). This device has a large negative charge Q . When V_{ERASE} is applied the tunnel dielectric is momentarily exposed to a peak electric field with contributions from V_{ERASE} as well as from Q . This peak field is eventually reduced when Q is reduced to zero as a consequence of the tunnel erase. Nevertheless, permanent and cumulative damage is inflicted through this erase procedure, which brings about premature device failure.

To overcome the two problems of overstress and window closure a new erase algorithm is disclosed, which can also be applied equally well to any prior art Flash EEprom device. Without such new erase algorithm it would be difficult to have a multistate device since, from curve (b) in figure 2d, conduction states having V_{T1} more negative than V_{T2} may be eliminated after 1×10^4 to 1×10^5 write/erase cycles.

Figure 3 outlines the main steps in the sequence of the new erase algorithm. Assume that a block array of $m \times n$ memory cells is to be fully

erased (Flash erase) to state "3" (highest conductivity and lowest V_{T1} state). Certain parameters are established in conjunction with the erase algorithm. They are listed in figure 3: V_1 is the erase voltage of the first erase pulse. V_1 is lower by perhaps 5 volts from the erase voltage required to erase a virgin device to state "3" in a one second erase pulse. t is chosen to be approximately 1/10th of the time required to fully erase a virgin device to state "3". Typically, V_1 may be between 10 and 20 volts while t may be between 10 and 100 milliseconds. The algorithm assumes that a certain small number, X , of bad bits can be tolerated by the system (through for example error detection and correction schemes implemented at the system level. If no error detection and correction is implemented then $X = 0$). These would be bits which may have a shorted or leaky tunnel dielectric which prevents them from being erased even after a very long erase pulse. To avoid excessive erasing the total number of erase pulses in a complete block erase cycling can be limited to a preset number, n_{max} . ΔV is the voltage by which each successive erase pulse is incremented. Typically, ΔV is in the range between 0.25V and 1.0V. For example, if $V_1 = 15.0V$ and $\Delta V = 1.0V$, then the seventh erase pulse will be of magnitude $V_{ERASE} = 21.0V$ and duration t . A cell is considered to be fully erased when its read conductance is greater than I_{-3} . The number S of complete erase cyclings experienced by each block is an important information at the system level. If S is known for each block then a block can be replaced automatically with a new redundant block once S reaches 1×10^5 (or any other set number) of program/erase cycles. S is set at zero initially, and is incremented by one for each complete block erase multiple pulse cycle. The value of S at any one time can be stored by using for example twenty bits (2^{20} equals approximately 1×10^6) in each block. That way each block carries its own endurance history. Alternatively the S value can be stored off chip as part of the system.

The sequence for a complete erase cycle of the new algorithm is as follows (see figure 3):

1. Read S . This value can be stored in a register file. (This step can be omitted if S is not expected to approach the endurance limit during the operating lifetime of the device).

1a. Apply a first erase pulse with $V_{ERASE} = V_1 + n \Delta V$, $n=0$, pulse duration = t . This pulse (and the next few successive pulses) is insufficient to fully erase all memory cells, but it serves to reduce the charge Q on programmed cells at a relatively low erase field stress, i.e., it is equivalent to a "conditioning" pulse.

1b. Read a sparse pattern of cells in the array. A diagonal read pattern for example will read $m+n$ cells (rather than $m \times n$ cells for a complete

read) and will have at least one cell from each row and one cell from each column in the array. The number N of cells not fully erased to state "3" is counted and compared with X .

1c. If N is greater than X (array not adequately erased) a second erase pulse is applied of magnitude greater by ΔV than the magnitude of the first pulse, with the same pulse duration, t . Read diagonal cells, count N .

This cycling of erase pulse/read/increment erase pulse is continued until either $N \leq X$ or the number n of erase pulses exceed n_{max} . The first one of these two conditions to occur leads to a final erase pulse.

2a. The final erase pulse is applied to assure that the array is solidly and fully erased. The magnitude of V_{ERASE} can be the same as in the previous pulse or higher by another increment ΔV . The duration can be between $1t$ and $5t$.

2b. 100% of the array is read. The number N of cells not fully erased is counted. If N is less than or equal to X , then the erase pulsing is completed at this point.

2c. If N is greater than X , then address locations of the N unerased bits are generated, possibly for substitution with redundant good bits at the system level. If N is significantly larger than X (for example, if N represents perhaps 5% of the total number of cells), then a flag may be raised, to indicate to the user that the array may have reached its endurance end of life.

2d. Erase pulsing is ended.

3a. S is incremented by one and the new S is stored for future reference. This step is optional. The new S can be stored either by writing it into the newly erased block or off chip in a separate register file.

3b. The erase cycle is ended. The complete cycle is expected to be completed with between 10 to 20 erase pulses and to last a total of approximately one second.

The new algorithm has the following advantages:

(a) No cell in the array experiences the peak electric field stress. By the time V_{ERASE} is incremented to a relatively high voltage any charge Q on the floating gates has already been removed in previous lower voltage erase pulses.

(b) The total erase time is significantly shorter than the fixed V_{ERASE} pulse of the prior art. Virgin devices see the minimum pulse duration necessary to erase. Devices which have undergone more than 1×10^4 cycles require only several more ΔV voltage increments to overcome dielectric trapped charge, which only adds several hundred milliseconds to their total erase time.

(c) The window closure on the erase side (curve (b) in figure 2d) is avoided indefinitely (until

the device experiences failure by a catastrophic breakdown) because V_{ERASE} is simply incremented until the device is erased properly to state "3". Thus, the new erase algorithm preserves the full memory window.

Figure 4 shows the four conduction states of the Flash EEPROM devices of this invention as a function of the number of program/erase cycles. Since all four states are always accomplished by programming or erasing to fixed reference conduction states, there is no window closure for any of these states at least until 1×10^6 cycles.

In a Flash EEPROM memory chip it is possible to implement efficiently the new erase algorithm by providing on chip (or alternatively on a separate controller chip) a voltage multiplier to provide the necessary voltage V_1 and voltage increments ΔV to $n\Delta V$, timing circuitry to time the erase and sense pulse duration, counting circuitry to count N and compare it with the stored value for X , registers to store address locations of bad bits, and control and sequencing circuitry, including the instruction set to execute the erase sequence outlined above.

While the embodiments of this invention that have been described are the preferred implementations, those skilled in the art will understand that variations thereof may also be possible. Therefore, the invention is entitled to protection within the full scope of the appended claims.

Claims

1. A flash electrically erasable and programmable read only memory cell having memory states dictated by the net electronic charge on a floating gate which modulates conductance of a transistor channel, wherein more than two distinct memory states are obtained by providing means for introducing one of more than two given amounts of electronic charge onto said floating gate for indefinite storage until removed by electronic erase, each one of said given amounts corresponding to a different one of said distinct memory states.

2. The memory cell according to claim 1 wherein said floating gate modulates the transistor channel conductance of only a part of the channel.

3. For an array of electrically erasable and programmable read only memory cells having means for addressing individual cells to program, read and erase their states, each cell having a field effect transistor with a natural threshold voltage that is alterable by controlling a level of charge on a floating gate to obtain an effective threshold voltage, wherein said natural threshold voltage corresponds to that when the floating gate has a level

of charge equal to zero, a method of programming a memory state into an addressed cell of the array, comprising the steps of:

establishing a plurality of effective threshold voltage levels in excess of two that correspond to a plurality of individually detectable states of the cell in excess of two,

erasing the cell by lowering its effective threshold voltage to a base level that is lower than the lowest of the plurality of detectable states of the cell by positively increasing the charge on the floating gate, and

programming the cell to one of its said plurality of states by adding negative charge to its floating gate until its effective threshold voltage is substantially equal to one of said plurality of effective threshold voltage levels.

4. The method of claim 3 wherein the step of establishing a plurality of effective threshold voltage levels includes establishing at least four such threshold voltage levels, whereby the cell can store at least two bits of information.

5. The method of claim 4 wherein the threshold voltage level establishing step includes selecting at least two of said plurality of effective threshold voltage levels to be less than said natural threshold voltage level of the cell transistor.

6. The method of claim 3 wherein the step of programming the cell to any one of its said plurality of threshold voltage levels includes alternately pulsing the cell with short programming pulses and reading a current therethrough after each such programming pulse until the current level reaches that corresponding to the desired one of said plurality of effective threshold levels, each one of said short programming pulses being insufficient to change said effective threshold voltage by more than approximately one-half of the difference between any two adjacent of said plurality of threshold voltage levels.

7. The method of claim 3 wherein the step of erasing the cell includes alternately pulsing the cell with an erase pulse and reading a current therethrough until the current level reaches that corresponding to the desired base threshold level, the magnitude and duration of each such erase pulse being chosen so that the first erase pulse is insufficient to fully erase said cell and each subsequent erase pulse has its magnitude increased by a fixed increment until the cell is fully erased.

8. The method of claim 7 which comprises the additional step of, after the cell has been erased to its base threshold level, incrementing a counter by one, thereby allowing the total number of times the cell has been erased to be monitored.

9. The method of claim 7 wherein the step of erasing the cell additionally includes discontinuing the erase pulses after a predetermined number of

erase pulses has been applied.

10. For an array of electrically erasable and programable read only memory cells having means for addressing individual cells to program, read and erase their states, each cell having a field effect transistor with a natural threshold voltage that is alterable by controlling a level of charge on a floating gate to obtain an effective threshold voltage, wherein said natural threshold voltage corresponds to that when the floating gate has a level of charge equal to zero, first and second memory states corresponding to first and second effective threshold voltages, respectively, a method of programming an addressed cell of the array into the first or second state, comprising the steps of:
pulsing said addressed cell for a predetermined time and voltage sufficient to alter the charge on its floating gate and change its effective threshold voltage but insufficient to change the effective threshold voltage by more than approximately one-half the difference between the said first and second effective threshold voltages,
thereafter reading the current through the addressed cell to determine whether the effective threshold voltage has reached the new desired first or second state, and
repeating the pulsing and reading steps until a desired first or second memory state of the addressed cell is detected by the reading step, at which time the programming of the addressed cell is completed.

11. For an array of a plurality of electrically erasable and programable read only memory cells having means for addressing the cells to program, read and erase their states, each cell having a field effect transistor with a natural threshold voltage that is alterable by controlling a level of charge on a floating gate to obtain an effective threshold voltage, wherein said natural threshold voltage corresponds to that when the floating gate has a level of charge equal to zero, a method of erasing a memory state from an addressed group of cells of the array, comprising the steps of:
pulsing the addressed cells for a predetermined time and voltage sufficient to alter the threshold voltage but insufficient to completely erase said cells,
thereafter reading the current through the addressed cells in order to ascertain their altered threshold levels, and
repeating the pulsing and reading steps a plurality of times, each repeat of the pulsing step increasing the voltage an increment above that of the last pulsing step.

12. The memory erasing method according to claim 11 which comprises the additional step of accumulating a count equal to a total number of times that cell has been erased.

13. The memory erasing method according to claim 11 wherein the repeating pulsing and reading steps is terminated upon the first occurrence of any one of conditions of:

the threshold level of each of the addressed cells has reached an erased state; or
a predetermined number of erase pulses has been applied; or
a predetermined maximum voltage of the erase pulse has been reached; or
the number of the addressed cells which remain not fully erased has declined below a predetermined acceptable number of unerased cells.

14. In an array of a plurality of electrically erasable and programable read only memory cells wherein each cell includes a split-channel field effect transistor that has in a semiconductor substrate a source and drain separated by a channel region, a floating gate positioned over only a portion of and insulated from the channel region adjacent the drain, and a control gate extending over and insulated from the floating gate and another portion of the channel adjacent the source, said transistor having a first portion with a natural threshold voltage that is alterable by controlling a level of charge on the floating gate to obtain an effective threshold voltage, wherein said natural threshold voltage corresponds to that when the floating gate has a level of charge equal to zero, the conductance of said first transistor portion being determined by a voltage on the control gate and the level of charge on the floating gate, and said transistor having a second portion in series with said first portion that has a conductance determined by a voltage on said control gate, a system for erasing, programming and reading the memory state of the cells in said array, comprising:

means operably connected to said array for addressing a selected one or group of the plurality of memory cells,

erasing means operably connected to said array for lowering the effective threshold voltage of an addressed cell or group of cells to a base level by positively increasing the charge on each cell's floating gate,

programming means operably connected to said array for adding negative charge to the floating gate of an addressed cell until its effective threshold voltage is substantially equal to one of a plurality of effective threshold voltage levels in excess of two, whereby each cell of the array is programable into one of a corresponding number of states in excess of two, and

reading means operably connected to said array for determining the amount of current that flows in an addressed cell, wherein a number of individually detectable current levels correspond to the number of effective threshold voltage levels, whereby the

state of an addressed cell is determined from its measured current level.

15. The memory array erasing, programming and reading system according to claim 14 wherein said array of memory cells includes a common connection between the control gates of memory cells in a row, and wherein said programming means additionally includes means for applying said first high positive voltage to said common connection of a row of cells and for applying said second high positive voltage to only the drains of those memory cells in said row which have not yet reached their desired particular programmed effective threshold voltage level.

16. In an electrically erasable and programmable read only memory system, comprising: a semiconductor substrate including an array of a plurality of storage cells in rows and columns, each cell containing a transistor that includes:

a source region and a drain region with a channel therebetween,

a floating gate whose level of charge affects the level of conductance between the source and drain, a control gate whose electrical potential affects the level of conductance between the source and drain, column means connectable to an addressed column of said storage cell transistors for controlling a voltage applied to the source and drain regions of the cells therein,

row means connectable to an addressed row of said storage cell transistors for controlling the potential level of the control gates of the cells therein, programming means responsive to an address of a particular cell for causing the column means and row means to apply voltages to the addressed cell to increase the electron charge on its floating gate, thereby to decrease the conductance of the addressed cell transistor,

reading means responsive to said column means impressing a voltage across the source and drain connections of an addressed column and to the row means increasing the potential level of the control gates of an addressed row for detecting the level of current flow between the source and drain of an addressed cell, thereby determining its state, and

erasing means connected with the storage cells of the array for removing electrical charge from the floating gates of a plurality of storage cell transistors,

the improvement comprising:

said reading means including means for discriminating between a plurality of more than two current ranges of the addressed cell, each cell thereby having a corresponding plurality of states more than two, and

said programming means including means responsive to said reading means for causing said column

means and said row means to apply programming voltages to an addressed cell to increase the electron charge on its floating gate until the read current flowing in the addressed cell is within one of the more than two current ranges.

17. The improved memory system of claim 16 which additionally includes means for accumulating a count of the number of times that said plurality of storage cell transistors has been erased.

18. The improved memory system of claim 16 wherein said reading means additionally includes at least one differential sense amplifier connectable to the drain of an addressed cell, wherein more than two reference levels are provided to said differential sense amplifier, thereby to establish the more than two programmable conductance levels for each of the addressable cells.

19. The improved memory system of claim 16 wherein said erasing means includes the additional improvement of means operably connected to said row means and said column means for repeating a cycle of applying an erase voltage in a short erase pulse and then reading the addressed cell current, the initial voltage level of the erase pulse chosen to be insufficient to fully erase the cell and increasing an incremental amount from pulse to pulse, said pulses continuing until the cell current has been increased to a desired base level, whereby the cell has been fully erased.

20. The improved memory system of claim 19 wherein said erasing means operates to repeat erase cycles only until the first occurrence of any one of the following conditions:

(1) the threshold level of each of the addressed cells has reached the base level for a fully erased state; or

(2) a predetermined number of erase pulses has been applied; or

(3) a predetermined maximum voltage of the erase pulse has been reached; or

(4) the number of the addressed cells which remain not fully erased has declined below a predetermined acceptable number of cells which are not fully erased.

21. The improved memory system of claim 16 wherein said transistor floating gate affects the level of conductance between only a first portion of the channel between the source and drain regions, and wherein the level of conductance in a second portion of the channel between the source and drain regions is determined by a voltage on the control gate.

77 11 11 00




FIG. 1.




FIG. 2a.






FIG. 2b.






FIG. 2e.





FIG. 3.

1100




FIG.-4.

